Datasheet4U Logo Datasheet4U.com

WED2ZL361MS - Synchronous Pipeline Burst NBL SRAM

Description

The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process.

WEDC’s 32Mb SyncBurst SRAMs integrate two 1M x 18 SRAMs into a single BGA package to provide 1M x 36 configuration.

Features

  • Fast clock speed: 250, 225, 200, 166, 150, 133MHz Fast access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns Fast OE# access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns Separate +2.5V ± 5% power supplies for Core, I/O (VCC, VCCQ) Snooze Mode for reduced-standby power Individual Byte Write control Clock-controlled and registered addresses, data I/Os and control signals Burst control (interleaved or linear burst) Packaging:.
  • 119-bump BGA package Lo.

📥 Download Datasheet

Datasheet Details

Part number WED2ZL361MS
Manufacturer White Electronic
File Size 673.25 KB
Description Synchronous Pipeline Burst NBL SRAM
Datasheet download datasheet WED2ZL361MS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
WED3C7410E16M-400BX RISC Microprocessor White Electronic Designs
WED3C7410E16M-XBHX 7410E RISC Microprocessor White Electronic Designs
WED3C7558M-XBX RISC Microprocessor White Electronic Designs
WED3C755E8M-XBX RISC MICROPROCESSOR MULTI-CHIP PACKAGE White Electronic Designs Corporation
WED3DG64126V-D2 1GB - 128M X 64 SDRAM Unbuffered White Electronic Designs Corporation

Other Datasheets by White Electronic

Part Number Description
WED2ZL361MV Synchronous Pipeline Burst NBL SRAM
WED2ZL64512S Synchronous Pipeline NBL SRAM
WED2ZLRSP01S Dual Array Synchronous Pipeline Burst NBL SRAM
WED2CG472512V-D2 DUAL KEY DIMM SRAM MODULE
WED2DG472512V-D2 DUAL KEY DIMM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com White Electronic Designs 1Mx36 Synchronous Pipeline Burst NBL SRAM FEATURES           Fast clock speed: 250, 225, 200, 166, 150, 133MHz Fast access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns Fast OE# access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns Separate +2.5V ± 5% power supplies for Core, I/O (VCC, VCCQ) Snooze Mode for reduced-standby power Individual Byte Write control Clock-controlled and registered addresses, data I/Os and control signals Burst control (interleaved or linear burst) Packaging:  119-bump BGA package Low capacitive bus loading WED2ZL361MS DESCRIPTION The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process.
Published: |