Datasheet4U Logo Datasheet4U.com

XC2C128 - CoolRunner-II CPLD

General Description

The CoolRunner-II 128-macrocell device is designed for both high performance and low power applications.

This lends power savings to high-end communication equipment and high speed to battery operated devices.

Key Features

  • Optimized for 1.8V systems - As fast as 5.7 ns pin-to-pin delays - As low as 13 μA quiescent current.
  • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis - Multi-voltage I/O operation.
  • 1.5V to 3.3V.
  • Available in multiple package options - 100-pin VQFP with 80 user I/O - 144-pin TQFP with 100 user I/O - 132-ball CP (0.5mm) BGA with 100 user I/O - Pb-free available for all packages.
  • Advanced system features - Fa.

📥 Download Datasheet

Full PDF Text Transcription for XC2C128 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for XC2C128. For precise diagrams, and layout, please refer to the original PDF.

0 R XC2C128 CoolRunner-II CPLD DS093 (v3.2) March 8, 2007 00 Features • Optimized for 1.8V systems - As fast as 5.7 ns pin-to-pin delays - As low as 13 μA quiescent curre...

View more extracted text
As fast as 5.7 ns pin-to-pin delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis - Multi-voltage I/O operation — 1.5V to 3.3V • Available in multiple package options - 100-pin VQFP with 80 user I/O - 144-pin TQFP with 100 user I/O - 132-ball CP (0.5mm) BGA with 100 user I/O - Pb-free available for all packages • Advanced system features - Fastest in system programming · 1.8V ISP using IEEE 1532 (JTAG) interface - IEEE1149.