Datasheet4U Logo Datasheet4U.com

AS4C128M16D3LB-12BCN - Double-data-rate architecture

AS4C128M16D3LB-12BCN Description

AS4C128M16D3LB-12BCN Revision History 2Gb AS4C128M16D3LB-12BCN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar.2016 .

📥 Download Datasheet

Preview of AS4C128M16D3LB-12BCN PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)
  • AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)
  • AS4C4256 - (Austin Semiconductor)

📌 All Tags

Double-data-rate architecture Alliance Semiconductor
Alliance Semiconductor AS4C128M16D3LB-12BCN-like datasheet