AS4C128M16D3LB-12BCN Revision History 2Gb AS4C128M16D3LB-12BCN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar. 2016

User’s Manual, V 0.1, Jan 2005 www.DataSheet4U.com XC800 Microcontroller Family Architecture and Instruction Set Microcontrollers N e v e r s t o

CY7C1370CV25 CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Su

 CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture 18-Mbit DDR II SRAM Two-Word Burst Architect

 CY7C1311KV18/CY7C1911KV18 CY7C1313KV18/CY7C1315KV18 18-Mbit QDR® II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architec

CY7C1268KV18/CY7C1270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

AS4C256M16D3B-12BCN Revision History 4Gb AS4C256M16D3B - 12BCN 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Apr. 2016 A

CY7C1370C CY7C1372C 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports

CY7C1371C CY7C1373C 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL™ Architecture Features • No Bus Latency™ (NoBL™) architecture eliminates

CY7C1370C CY7C1372C 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports

www.DataSheet4U.com PRELIMINARY CY7C1416AV18 CY7C1427AV18 CY7C1418AV18 CY7C1420AV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features • 36-Mbi

CY7C1411AV18, CY7C1426AV18 www.DataSheet4U.com CY7C1413AV18, CY7C1415AV18 36-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Functional Descr

CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features • Separate Independent Read and Write dat

CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Configurations CY7C1311CV18 – 2M x 8

 CY7C1311KV18/CY7C1911KV18 CY7C1313KV18/CY7C1315KV18 18-Mbit QDR® II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architec

CY7C1312KV18/CY7C1314KV18 18-Mbit QDR® II SRAM Two-Word Burst Architecture 18-Mbit QDR® II SRAM Two-Word Burst Architecture Features ■ Separate indep

AS4C128M16D3B-12BCN Revision History 2Gb AS4C128M16D3B-12BCN - 96 ball FBGA PACKAGE Revision Details Rev 1.0 Preliminary datasheet Date Mar. 2016 A

CY7C1370CV25 CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Su

www.DataSheet4U.com SPC560B40x, SPC560B44x, SPC560B50x SPC560C40x, SPC560C44x, SPC560C50x 32-bit MCU family built on the Power Architecture® embedded

CY7C1613KV18/CY7C1615KV18 144-Mbit QDR® II SRAM Four-Word Burst Architecture 144-Mbit QDR® II SRAM Four-Word Burst Architecture Features ■ Separate i