CY7C1311AV18 Datasheet - Cypress Semiconductor

CY7C1311AV18 (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data.

CY7C1311AV18 Features

* Separate Independent Read and Write Data Ports

* Supports concurrent transactions

* 250-MHz Clock for High Bandwidth

* 4-Word Burst for reducing address bus frequency

* Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 500 M

CY7C1311AV18_CypressSemiconductor.pdf

CY7C1311AV18 Datasheet Preview — Preview of CY7C1311AV18 PDF

Datasheet Details

Part number:

CY7C1311AV18

Manufacturer:

Cypress Semiconductor

File Size:

356.67 KB

Description:

(cy7c131xav18) 18-mb qdrtm-ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C1311BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1311CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1311JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1311KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C131 1K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1310BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1312BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1312KV18 18-Mbit QDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1311AV18 CY7C1311AV18 CY7C131xAV18 18-Mb QDRTM-II SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1311AV18 Distributor