Datasheet Details
| Part number | CY7C1386C |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 731.23 KB |
| Description | (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| Datasheet |
|
| Part number | CY7C1386C |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 731.23 KB |
| Description | (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| Datasheet |
|
1] The CY7C1386C/CY7C1387C SRAM integrates 524,288 x 36 and 1048,576 x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BWX,
📁 CY7C1386C Similar Datasheet