Datasheet4U Logo Datasheet4U.com

CY7C1423JV18, CY7C1422JV18 - 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture

The CY7C1423JV18 by Cypress Semiconductor is a 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture. Below is the official datasheet preview.

📥 Download Datasheet

Official preview page of the CY7C1423JV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture datasheet (Cypress Semiconductor).

Datasheet Details

Part number CY7C1423JV18, CY7C1422JV18
Manufacturer Cypress Semiconductor
File Size 705.88 KB
Description 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Datasheet download datasheet CY7C1422JV18_CypressSemiconductor.pdf
Note This datasheet PDF includes multiple part numbers: CY7C1423JV18, CY7C1422JV18.
Please refer to the document for exact specifications by model.
Additional preview pages of the CY7C1423JV18 datasheet.

CY7C1423JV18 Product details

Description

The CY7C1422JV18, CY7C1429JV18, CY7C1423JV18, and CY7C1424JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with Double Data Rate Separate I/O (DDR-II SIO) architecture.

Features

📁 CY7C1423JV18 Similar Datasheet

  • CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1423AV18 - 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1423BV18 - 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1423KV18 - 36-Mbit DDR II SIO SRAM Two-Word Burst Architecture
  • CY7C142 - 2K x 8 Dual-Port Static RAM
  • CY7C1420AV18 - (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1420BV18 - 36-Mbit DDR-II SRAM 2-Word Burst Architecture
Published: |