Datasheet4U Logo Datasheet4U.com

CY2304 - 3.3V Zero Delay Buffer

Datasheet Summary

Description

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications.

The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin.

Features

  • Zero input-output propagation delay, adjustable by capacitive load on FBK input.
  • Multiple configurations.
  • Multiple low-skew outputs.
  • 10 MHz to 133 MHz operating range.
  • 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz.
  • Space-saving 8-pin 150-mil small outline integrated circuit (SOIC) package.
  • 3.3 V operation.
  • Industrial temperature available Functional.

📥 Download Datasheet

Datasheet preview – CY2304

Datasheet Details

Part number CY2304
Manufacturer Cypress
File Size 338.74 KB
Description 3.3V Zero Delay Buffer
Datasheet download datasheet CY2304 Datasheet
Additional preview pages of the CY2304 datasheet.
Other Datasheets by Cypress

Full PDF Text Transcription

Click to expand full text
CY2304 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer Features ■ Zero input-output propagation delay, adjustable by capacitive load on FBK input ■ Multiple configurations ■ Multiple low-skew outputs ■ 10 MHz to 133 MHz operating range ■ 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz ■ Space-saving 8-pin 150-mil small outline integrated circuit (SOIC) package ■ 3.3 V operation ■ Industrial temperature available Functional Description The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin.
Published: |