Datasheet4U Logo Datasheet4U.com

DFPDIV - Floating Point Pipelined Divider Unit

DFPDIV Description

DFPDIV www.DataSheet4U.com Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW * Fully synthesizable, static synchronous design with no inter.
PIN clk rst en adatai[31:0] bdatai[31:0] datao[31:0] ofo ufo ifo TYPE Input Input Input Input Input DESCRIPTION Global system clock Global system re.

DFPDIV Features

* Full IEEE-754 compliance Single precision real format support Simple interface No programming required 15 levels pipeline Full accuracy and precision Results available at every clock Overflow, underflow and invalid operation flags Fully configura

📥 Download Datasheet

Preview of DFPDIV PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
DFPDIV
Manufacturer
Digital Core Design
File Size
170.53 KB
Datasheet
DFPDIV_DigitalCoreDesign.pdf
Description
Floating Point Pipelined Divider Unit

📁 Related Datasheet

  • DFP1000 - Dual output 1000 Watt AC/DC PFC front-end for distributed power architectures (Artesyn Technologies)
  • DFP14 - Thick Film Resistor Networks Flat Pack (Vishay Siliconix)
  • DFP16 - Thick Film Resistor Networks Flat Pack (Vishay Siliconix)
  • DFP2N60 - N-Channel MOSFET (DnI)
  • DFP30N06 - N-Channel MOSFET (DnI)
  • DFP4N60 - N-Channel MOSFET (DnI)
  • DFP50N06 - N-Channel MOSFET (DnI)
  • DFP630 - N-Channel MOSFET (DnI)

📌 All Tags

Floating Point Pipelined Divider Unit Digital Core Design
Digital Core Design DFPDIV-like datasheet