Part number:
M15T2G8256A
Manufacturer:
ESMT
File Size:
3.29 MB
Description:
Ddr3 sdram.
* and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchrono
M15T2G8256A Datasheet (3.29 MB)
M15T2G8256A
ESMT
3.29 MB
Ddr3 sdram.
📁 Related Datasheet
M15T2G16128A - DDR3 SDRAM
(ESMT)
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)
JEDEC DDR3(L.
M15T1G1664A - DDR3 SDRAM
(ESMT)
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0.
M15T1G1664A-BDBG2C - DDR3 SDRAM
(ESMT)
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0.
M15T1G1664A-BDBG2CS - DDR3 SDRAM
(ESMT)
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0.
M15T1G1664A-DEBG2C - DDR3 SDRAM
(ESMT)
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0.
M15T1G1664A-DEBG2CS - DDR3 SDRAM
(ESMT)
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0.
M15T4G16256A - DDR3 SDRAM
(ESMT)
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L.
M15T5121632A - 4M x 16-Bit x 8 Banks DDR3 SDRAM
(ESMT)
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L.