M15T2G8256A Datasheet, Sdram, ESMT

M15T2G8256A Features

• Sdram and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK risin

PDF File Details

Part number:

M15T2G8256A

Manufacturer:

ESMT

File Size:

3.29MB

Download:

📄 Datasheet

Description:

Ddr3 sdram. The 2Gb Double-Data-Rate-3(L) (DDR3(L)) DRAM is double data rate architecture to achieve high-speed operation. It is internally confi

M15T2G8256A Application

• Applications The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are synchronized with

TAGS

M15T2G8256A

ESMT

📁 Related Datasheet

M15T2G16128A - DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  JEDEC DDR3(L.

M15T1G1664A - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-BDBG2C - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-BDBG2CS - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-DEBG2C - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T1G1664A-DEBG2CS - DDR3 SDRAM (ESMT)
ESMT M15T1G1664A (2C) DDR3(L) SDRAM Feature  Interface and Power Supply  SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)  SSTL_15: VDD/VDDQ = 1.5V(±0.0.

M15T4G16256A - DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L.

M15T5121632A - 4M x 16-Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DDR3(L) SDRAM Feature  Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3(L.

M1502NC200 - Fast Recovery Diode (IXYS)
WESTCODE An IXYS Company Date:- 9 Sep, 2004 Data Sheet Issue:- 1 Fast Recovery Diode Type M1502N#200 to M1502N#250 Old Type No.: SM16-25CXC334 Abso.

M1502NC220 - Fast Recovery Diode (IXYS)
WESTCODE An IXYS Company Date:- 9 Sep, 2004 Data Sheet Issue:- 1 Fast Recovery Diode Type M1502N#200 to M1502N#250 Old Type No.: SM16-25CXC334 Abso.