SLGSSTU32864E

DDR2 Configurable Registered Buffer

SLGSSTU32864E Features

* Compatible with JEDEC standard SSTU32864

* Differential Clock inputs

* SSTL_18 Clock and data input signaling

* Output circuitry minimizes effects of SSO and unterminated lines

* LVCMOS input levels on control and RESET pins

* 1.7V-1.9V Supply volta

SLGSSTU32864E General Description

The SLGSSTU32864 is a configurable registered buffer designed for 1.7V to 1.9V VDD operating range. When C1 input pin is low, the SLGSSTU32864 is 1:1 25-bit configuration. When C1 input pin is high, the SLGSSTU32864 is 1:2 14-bit configuration. Additionally, C0 input pin controls the 1:2 pinout as r.

SLGSSTU32864E Datasheet (206.94 KB)

SLGSSTU32864E Datasheet Preview — Preview of SLGSSTU32864E PDF

Datasheet Details

Part number:

SLGSSTU32864E

Manufacturer:

ETC

File Size:

206.94 KB

Description:

Ddr2 configurable registered buffer.

📁 Related Datasheet

SLGSSTVF16859H DDR 13 to 26 Bit Registered Buffer (Silego)

SLGSSTVF16859V DDR 13 to 26 Bit Registered Buffer (Silego)

SLG CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS (Rubycon)

SLG2016 Alphanumeric Intelligent Display DEVICES (Infineon Technologies)

SLG3NB3331 32.768 kHz and MHz GreenCLK (Silego)

SLG3SY3952 1:3 Clock Buffer (Silego)

SLG46108 Ultra-small Programmable Mixed-signal Matrix (Renesas)

SLG46110 Programmable Mixed-Signal Matrix (Renesas)

SLG46116 Programmable Mixed-signal Matrix (Renesas)

SLG46116 GreenPAK Programmable Mixed-signal Matrix (Silego)

TAGS

SLGSSTU32864E DDR2 Configurable Registered Buffer ETC

Image Gallery

SLGSSTU32864E Features

SLGSSTU32864E General Description

Datasheet Details

File Size:

Description:

SLGSSTU32864E Distributor