Datasheet4U.com

SLGSSTVF16859H - DDR 13 to 26 Bit Registered Buffer

Silego

📥 Download Datasheet

SLGSSTVF16859H Datasheet Preview — Preview of SLGSSTVF16859H PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	SLGSSTVF16859H
Manufacturer	Silego
File Size	336.09 KB
Description	DDR 13 to 26 Bit Registered Buffer
Datasheet	SLGSSTVF16859H_Silego.pdf

SLGSSTVF16859H Product details

Description

The 14-bit SLGSSTVF16859 is a registered buffer designed for 2.3V to 2.7V VDD operating range.

Features

Compatible with JEDEC standard SSTV16859.
Differential Clock inputs.
SSTL_2 data input signaling.
Supports SSTL_2 class I output specifications.
Output circuitry minimizes effects of SSO and unterminated lines www. DataSheet4U. com.
LVCMOS input levels on RESET pin.
2.3V-2.7V Operation for PC1600/2100/2700.
2.5V-2.7V Operation for PC3200.
Max Clock frequency > 210MHz Pin Configuration Q13A Q12A Q11A Q10A Q9A VDDQ G.

📁 SLGSSTVF16859H Similar Datasheet

SLGSSTU32864E - DDR2 Configurable Registered Buffer (ETC)
SLG - CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS (Rubycon)
SLG2016 - Alphanumeric Intelligent Display DEVICES (Infineon Technologies)
SLG46108 - Ultra-small Programmable Mixed-signal Matrix (Renesas)
SLG46110 - Programmable Mixed-Signal Matrix (Renesas)
SLG46116 - Programmable Mixed-signal Matrix (Renesas)
SLG46117 - Programmable Mixed-signal Matrix (Renesas)
SLG46120 - Programmable Mixed Signal Array (Renesas)

Other Datasheets by Silego

SLGSSTVF16859V - DDR 13 to 26 Bit Registered Buffer
SLG3NB3331 - 32.768 kHz and MHz GreenCLK
SLG3SY3952 - 1:3 Clock Buffer
SLG46121 - GreenPAK Dual Supply Programmable Mixed-signal Matrix
SLG46127 - GreenPAK Programmable Mixed-signal Matrix
SLG46140 - GreenPAK Programmable Mixed Signal Array

Published: Dec 18, 2008 |