* Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead Free Package) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM, LDQM
H57V1262GTR Datasheet (235.78 KB)
H57V1262GTR
Hynix Semiconductor
235.78 KB
128mb synchronous dram based on 2m x 4bank x16 i/o.
www.DataSheet4U.com 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision.
📁 Related Datasheet
H57V1262GFR 128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O (Hynix Semiconductor)
H57V2562GFR 256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O (Hynix Semiconductor)
H57V2562GTR 256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O (Hynix Semiconductor)
H57V2582GTR 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-60C 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-60I 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-60J 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-60L 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-75C 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
H57V2582GTR-75I 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O (Hynix Semiconductor)
