* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional da
HY5DU121622B Datasheet (407.17 KB)
HY5DU121622B
Hynix Semiconductor
407.17 KB
512 mb ddr sdram.
HY5DU12422B(L)TP HY5DU12822B(L)TP HY5DU121622B(L)TP 512Mb DDR SDRAM HY5DU12422B(L)TP HY5DU12822B(L)TP HY5DU121622B(L)TP This document is a general p.
📁 Related Datasheet
HY5DU121622ALT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622AT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622C 512 Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622CTP 512 Mb GDDR SDRAM (Hynix Semiconductor)
HY5DU121622DF 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622DFP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622DLTP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622DTP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12422ALT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12422AT 512Mb DDR SDRAM (Hynix Semiconductor)
