HY5DU121622B, HY5DU121622 Datasheet (Hynix Semiconductor)

HY5DU121622B - 512 Mb DDR SDRAM

and is subject to change without notice.

Hynix semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Rev 0.1 / May 2004 1 HY5DU12422B(L)TP HY5DU12822B(L)TP HY5DU121622B(L)TP Revision History Revision No.

0.1 History Initial Draft Draft Date

HY5DU121622B Features

* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional da