* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe
HY5DU28822AT Datasheet (376.76 KB)
HY5DU28822AT
Hynix Semiconductor
376.76 KB
(hy5du28xxxat) 3rd 128m ddr sdram.
HY5DU28422A(L)T HY5DU28822A(L)T HY5DU281622A(L)T
3rd 128M DDR SDRAM
HY5DU28422A(L)T HY5DU28822A(L)T HY5DU281622A(L)T
This document is a general prod.
📁 Related Datasheet
HY5DU28822DT (HY5DU28xx22D(L)T) 128Mb-S DDR SDRAM (Hynix Semiconductor)
HY5DU28822LT 3rd 128M DDR SDRAM (Hynix Semiconductor)
HY5DU28822LT (HY5DU28xx22D(L)T) 128Mb-S DDR SDRAM (Hynix Semiconductor)
HY5DU28822T 2nd 128M DDR SDRAM (Hynix Semiconductor)
HY5DU281622 4 Banks x 2M x 16Bit Double Data Rate SDRAM (Hyundai)
HY5DU281622AT (HY5DU28xxxAT) 3rd 128M DDR SDRAM (Hynix Semiconductor)
HY5DU281622AT-6 128M(8Mx16) DDR SDRAM (Hynix Semiconductor)
HY5DU281622DT (HY5DU28xx22D(L)T) 128Mb-S DDR SDRAM (Hynix Semiconductor)
HY5DU281622ET 128M(8Mx16) GDDR SDRAM (Hynix Semiconductor)
HY5DU281622FTP 128Mb DDR SDRAM (Hynix)
