* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
* Individual Byte Write Control
* Single R/W (Read/Write) control pin
* Clock controlled, registered address, data and control
* Interleaved
IS61NLP25636B Datasheet (940.52 KB)
IS61NLP25636B
ISSI
940.52 KB
9mb state bus sram.
IS61NLP25636B/IS61NVP/NVVP25636B IS61NLP51218B/IS61NVP/NVVP51218B
® Long-term Support World Class Quality
256K x 36 and 512K x 18 9Mb, PIPELINE 'NO.
📁 Related Datasheet
IS61NLP25636 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NLP25636A 9Mb STATE BUS SRAM (ISSI)
IS61NLP25636B 9Mb STATE BUS SRAM (ISSI)
IS61NLP25632 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)
IS61NLP25618A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NLP25672 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NLP204818A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NLP204836B PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
IS61NLP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NLP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)
