IS61QDB24M18A Datasheet - ISSI

72Mb QUAD (Burst 2) Synchronous SRAM

IS61QDB24M18A Features

* 2Mx36 and 4Mx18 configuration available.

* On-chip Delay-Locked loop (DLL) for wide data valid window.

* Separate independent read and write ports with concurrent read and write operations.

* Synchronous pipeline read with EARLY write operation.

* Double Data Rate (DDR) interfa

IS61QDB24M18A General Description

The and are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the.

IS61QDB24M18A Datasheet (592.78 KB)

IS61QDB24M18A Datasheet Preview — Preview of IS61QDB24M18A PDF

Datasheet Details

Part number:

IS61QDB24M18A

Manufacturer:

ISSI

File Size:

592.78 KB

Description:

72mb quad (burst 2) synchronous sram.

📁 Related Datasheet

IS61QDB24M18 QUAD (Burst of 2) Synchronous SRAMs (ISSI)

IS61QDB21M18A 18Mb QUAD (Burst 2) Synchronous SRAM (ISSI)

IS61QDB21M18C 18Mb QUAD Synchronous SRAM (ISSI)

IS61QDB21M36 QUAD (Burst of 2) Synchronous SRAMs (ISSI)

IS61QDB21M36A 36Mb QUAD (Burst 2) Synchronous SRAM (ISSI)

IS61QDB21M36C 36Mb QUAD Synchronous SRAM (ISSI)

IS61QDB22M18 QUAD (Burst of 2) Synchronous SRAMs (ISSI)

IS61QDB22M18A 36Mb QUAD (Burst 2) Synchronous SRAM (ISSI)

IS61QDB22M18C 36Mb QUAD Synchronous SRAM (ISSI)

IS61QDB22M36 QUAD (Burst of 2) Synchronous SRAMs (ISSI)

TAGS

IS61QDB24M18A 72Mb QUAD Burst Synchronous SRAM ISSI

Image Gallery

IS61QDB24M18A Features

IS61QDB24M18A General Description

Datasheet Details

File Size:

Description:

IS61QDB24M18A Distributor