Datasheet4U Logo Datasheet4U.com

ICS9LPRS525 - 56-pin CK505

Product Overview

📥 Download Datasheet

Datasheet preview – ICS9LPRS525

Datasheet Details

Part number ICS9LPRS525
Manufacturer Integrated Device Technology
File Size 271.98 KB
Description 56-pin CK505
Datasheet download datasheet ICS9LPRS525 Datasheet
Additional preview pages of the ICS9LPRS525 datasheet.

Product details

Description

PIN # PIN NAME TYPE DESCRIPTION 3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair The power-up default is PCI0 output, but this pin may also be used as a Clock Request control of SRC pair 0 or SRC pair 2 via SMBus.Before configuring this pin as a Clock Request Pin, the PCI output must first be disabled in byte 2, bit 0 of SMBus address space .After the PCI output is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair 2 or p

Features

📁 Similar Datasheet

  • ICS9LPRS501 - 64-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR (Renesas)
  • ICS9LPRS502 - 56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR (IDT)
  • ICS9LPRS535 - VREG (Renesas)
  • ICS9LPRS545 - 48-pin CK505 (Integrated Circuit Solution)
  • ICS9LPRS365 - 64-Pin CK505 w/Fully Integrated Voltage Regulator + Integrated Series Resistor (ICS)
  • ICS9LPR426A - Low Power Programmable Timing Control Hub (Integrated Circuit Systems)
  • ICS9LPR501 - 64-pin CK505 w/Fully Integrated Voltage Regulator (ICS)
  • ICS9LP525-2 - 56-pin CK505 Clock (Renesas)
Other Datasheets by Integrated Device Technology
Published: |