Datasheet4U Logo Datasheet4U.com

IS61DDSB22M18A

36Mb DDR-II (Burst 2) SIO SYNCHRONOUS SRAM

IS61DDSB22M18A Features

* 1Mx36 and 2Mx18 configuration available.

* On-chip delay-locked loop (DLL) for wide data valid window.

* Seperate I/O read and write ports.

* Synchronous pipeline read with self-timed late write operation.

* Double Data Rate (DDR) interface for read and write input ports.

IS61DDSB22M18A General Description

The 36Mb IS61DDSB21M36A and IS61DDSB22M18A are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a separate I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the Timing Reference .

IS61DDSB22M18A Datasheet (761.53 KB)

Preview of IS61DDSB22M18A PDF

Datasheet Details

Part number:

IS61DDSB22M18A

Manufacturer:

Integrated Silicon Solution

File Size:

761.53 KB

Description:

36mb ddr-ii (burst 2) sio synchronous sram.

📁 Related Datasheet

IS61DDSB21M18C 18Mb DDR-II SIO SYNCHRONOUS SRAM (ISSI)

IS61DDSB21M36A 36Mb DDR-II (Burst 2) SIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDSB251236C 18Mb DDR-II SIO SYNCHRONOUS SRAM (ISSI)

IS61DDB21M18A 18Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDB21M36 DDR-II (Burst of 2) CIO Synchronous SRAMs (Integrated Silicon Solution)

IS61DDB21M36A 36Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDB22M18 DDR-II (Burst of 2) CIO Synchronous SRAMs (Integrated Silicon Solution)

IS61DDB22M18A 36Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDB22M36 DDR-II (Burst of 2) CIO Synchronous SRAMs (Integrated Silicon Solution)

IS61DDB22M36A 72Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

TAGS

IS61DDSB22M18A 36Mb DDR-II Burst SIO SYNCHRONOUS SRAM Integrated Silicon Solution

Image Gallery

IS61DDSB22M18A Datasheet Preview Page 2 IS61DDSB22M18A Datasheet Preview Page 3

IS61DDSB22M18A Distributor