Datasheet4U Logo Datasheet4U.com

ICS854S057BI 4:1 or 2:1 LVDS Clock Multiplexer

ICS854S057BI Description

4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination ICS854S057BI DATA SHEET General .
The ICS854S057BI is a 4:1 or 2:1 LVDS Clock ICS Multiplexer which can operate up to 2GHz.

ICS854S057BI Features

* High speed differential multiplexer. The device can be configured as either a 4:1 or 2:1 multiplexer
* One LVDS output pair
* Four selectable PCLK, nPCLK inputs with internal termination
* PCLKx, nPCLKx pairs can accept the following differential input levels: LVPEC

ICS854S057BI Applications

* The select pins have internal pulldown resistors. Leaving one input unconnected (pulled to logic low by the internal resistor) will transform the device into a 2:1 multiplexer. The SEL1 pin is the most significant bit and the binary number applied to the select pins will select the same numbered da

📥 Download Datasheet

Preview of ICS854S057BI PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S058I - 8:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S006I - Differential-to-LVDS Fanout Buffer (IDT)
  • ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)
  • ICS854S202I - Differential-to-LVDS Multiplexer (IDT)
  • ICS854S202I-01 - Differential-To-LVDS Multiplexer (Renesas)
  • ICS854S296I-33 - LVDS Programmable Delay-Line (Renesas)
  • ICS854S54I-01 - Differential-to-LVDS Multiplexer (Renesas)

📌 All Tags

LVDS Clock Multiplexer Integrated Device Technology
Integrated Device Technology ICS854S057BI-like datasheet