Datasheet4U Logo Datasheet4U.com

SN54LS147 - 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

Features

  • or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportuni.

📥 Download Datasheet

Datasheet preview – SN54LS147

Datasheet Details

Part number SN54LS147
Manufacturer Motorola Inc
File Size 231.44 KB
Description 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
Datasheet download datasheet SN54LS147 Datasheet
Additional preview pages of the SN54LS147 datasheet.

📁 Similar Datasheet

  • SN54LS147 - 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN54LS14 - Hex Schmitt-Trigger Inverters (Texas Instruments)
  • SN54LS14 - SCHMITT TRIGGERS DUAL GATE/HEX INVERTER (Motorola)
  • SN54LS145 - BCD to Decimal Decoders/Drivers (Texas Instruments)
  • SN54LS145J - BCD to Decimal Decoders/Drivers (Texas Instruments)
  • SN54LS148 - 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS (Motorola)
  • SN54LS148 - 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN54LS14J - Hex Schmitt-Trigger Inverter (Texas Instruments)
  • SN54LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • SN54LS107A - DUAL J-K FLIP-FLOPS (Texas Instruments)
Other Datasheets by Motorola Inc
  • SN54LS145 - 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE
  • SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS11 - TRIPLE 3-INPUT AND GATE
  • SN54LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS113A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • SN54LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Full PDF Text Transcription

Click to expand full text
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54 / 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level. The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level. The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input EI and Enable Output EO) octal expansion is allowed without needing external circuitry.
Published: |