MC100E154 - 5-BIT 2:1 MUX-LATCH
MOTOROLA SEMICONDUCTOR TECHNICAL DATA 5ĆBit 2:1 MuxĆLatch The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs.
When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL.
A logic HIGH on either LEN1 or LEN2 (or both) latches the outputs.
The Master Reset (MR) overrides all other controls to set the Q outputs LOW.
850ps Max.
LEN to Output 82
