* Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, th
PCK2510S
81.51 KB
50-150 mhz 1:10 sdram clock driver.
INTEGRATED CIRCUITS PCK2510S 50 150 MHz 1:10 SDRAM clock driver Product specification 1999 Dec 13 Philips Semiconductors Philips Semiconduc.
📁 Related Datasheet
PCK2510SA 50-150 MHz 1:10 SDRAM clock driver (NXP)
PCK2510SL 50-150 MHz 1:10 SDRAM clock driver (NXP)
PCK2509S 50-150 MHz 1:9 SDRAM clock driver (NXP)
PCK2509SA 50-150 MHz 1:9 SDRAM clock driver (NXP)
PCK2509SL 50-150 MHz 1:9 SDRAM clock driver (NXP)
PCK2000 CK97 66/100MHz System Clock Generator (NXP)
PCK2001 14.318-150 MHz I2C 1:18 Clock Buffer (NXP)
PCK2002 0-300 MHz I2C 1:18 clock buffer (NXP)
PCK2010 CK98 100/133MHz Spread Spectrum System Clock Generator (NXP)
PCK2010R CK98R 100/133MHz RCC spread spectrum system clock generator (NXP)
