Datasheet4U Logo Datasheet4U.com

PCK2510S Datasheet - NXP

PCK2510S 50-150 MHz 1:10 SDRAM clock driver

The PCK2510S is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The PCK2510S operate.

PCK2510S Features

* Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, th

PCK2510S Datasheet (81.51 KB)

Preview of PCK2510S PDF
PCK2510S Datasheet Preview Page 2 PCK2510S Datasheet Preview Page 3

Datasheet Details

Part number:

PCK2510S

Manufacturer:

NXP ↗

File Size:

81.51 KB

Description:

50-150 mhz 1:10 sdram clock driver.

📁 Related Datasheet

PCK2510SA 50-150 MHz 1:10 SDRAM clock driver (NXP)

PCK2510SL 50-150 MHz 1:10 SDRAM clock driver (NXP)

PCK2509S 50-150 MHz 1:9 SDRAM clock driver (NXP)

PCK2509SA 50-150 MHz 1:9 SDRAM clock driver (NXP)

PCK2509SL 50-150 MHz 1:9 SDRAM clock driver (NXP)

PCK2000 CK97 66/100MHz System Clock Generator (NXP)

PCK2001 14.318-150 MHz I2C 1:18 Clock Buffer (NXP)

PCK2002 0-300 MHz I2C 1:18 clock buffer (NXP)

TAGS

PCK2510S 50-150 MHz 110 SDRAM clock driver NXP

PCK2510S Distributor