NT5DS16M8AT Datasheet - Nanya Techology

NT5DS16M8AT (NT5DS16M8AT / NT5DS32M4AT) 128Mb DDR SDRAM

The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM. Read or Write command are used to select the bank and the starting column location for the burst access. The DDR SDRAM provides for programmable Read .

NT5DS16M8AT Features

* CAS Latency and Frequency Maximum Operating Frequency (MHz)

* DDR266A DDR266B DDR200 (-7K) (-75B) (-8B) 2 133 100 100 2.5 143 133 125

* Values are nominal (exact tCK should be used). CAS Latency

* Double data rate architecture: two data transfers per clock cycle

* Bidirection

NT5DS16M8AT_NanyaTechology.pdf