* pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects. n User selectable clock edge for parallel data on both Transmitter and Receiver n Internal DC Balancing encode/decode
* Supports AC-coup
DS90C241 Datasheet (926.26 KB)
DS90C241
National Semiconductor
926.26 KB
5-35mhz dc-balanced 24-bit lvds serializer and deserializer.
DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
October 2006
DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Seriali.
📁 Related Datasheet
DS90C241 5-MHz to 35-MHz DC-Balanced 24-Bit FPD-Link II Serializer/Deserializer (Texas Instruments)
DS90C2501 Transmitter (National Semiconductor)
DS90C031 LVDS Quad CMOS Differential Line Driver (National Semiconductor)
DS90C031B LVDS Quad CMOS Differential Line Driver (National Semiconductor)
DS90C031B LVDS Quad CMOS Differential Line Driver (Texas Instruments)
DS90C031QML LVDS Quad CMOS Differential Line Driver (Texas Instruments)
DS90C032 LVDS Quad CMOS Differential Line Receiver (National Semiconductor)
DS90C032 LVDS Quad CMOS Differential Line Receiver (Texas Instruments)
DS90C032B LVDS Quad CMOS Differential Line Receiver (National Semiconductor)
DS90C032B LVDS Quad CMOS Differential Line Receiver (Texas Instruments)
TAGS
Image Gallery
