MC10EP131 - ECL Quad D Flip-Flop

ON Semiconductor

MC10EP131 Datasheet Preview — Preview of MC10EP131 PDF

Datasheet Details

Part number	MC10EP131
Manufacturer	ON Semiconductor ↗
File Size	217.50 KB
Description	ECL Quad D Flip-Flop
Datasheet	MC10EP131_ONSemiconductor.pdf

MC10EP131 Product details

Description

The MC10/100EP131 is a Quad Master slaved D flip flop with common set and separate resets.The device is an expansion of the E131 with differential common clock and individual clock enables.With AC performance faster than the E131 device, the EP131 is ideal for applications requiring the fastest AC performance available.Each flip flop may be clocked separately by holding Common Clock (CC) LOW and CC HIGH, then using the differential Clock Enable inputs for clocking (C0

Features

460 ps Typical Propagation Delay.
Maximum Frequency > 3 GHz Typical.
Differential Individual and Common Clocks.
Individual Asynchronous Resets.
Asynchronous Set.
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
NECL Mode Operating Range: VCC = 0 V with VEE =.
3.0 V to.
5.5 V.
Open Input Default State.
Safety Clamp on Inputs.
Q Output Will Default LOW with Inputs Open or at VE.

📁 MC10EP131 Similar Datasheet

MC10EP16 - Differential Receiver (Motorola)
MC10E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
MC10E112 - QUAD DRIVER (Motorola)
MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)

Other Datasheets by ON Semiconductor

MC10EP139 - Clock Generation Chip
MC10EP101 - 3.3V / 5V ECL Quad 4-Input OR/NOR
MC10EP105 - Quad 2-Input Differential AND/NAND
MC10EP11 - 1:2 Differential Fanout Buffer
MC10EP116 - Hex Differential Line Receiver
MC10EP142 - ECL 9-Bit Shift Register

Published: Apr 26, 2005 |