Datasheet4U Logo Datasheet4U.com

MC10EP31 - D Flip Flop

Datasheet Summary

Description

The MC10/100EP31 is a D flip-flop with set and reset.

pin and functionally equivalent to the EL31 and LVEL31 devices.

With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available.

Features

  • 340 ps Typical Propagation Delay.
  • Maximum Frequency = > 3 GHz Typical.
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.5 V.
  • Open Input Default State.
  • Q Output Will Default LOW with Inputs Open or at VEE.
  • These Devices are Pb-Free, Halogen Free.

📥 Download Datasheet

Datasheet preview – MC10EP31

Datasheet Details

Part number MC10EP31
Manufacturer ON Semiconductor
File Size 168.97 KB
Description D Flip Flop
Datasheet download datasheet MC10EP31 Datasheet
Additional preview pages of the MC10EP31 datasheet.

📁 Similar Datasheet

  • MC10EP16 - Differential Receiver (Motorola)
  • MC10E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC10E112 - QUAD DRIVER (Motorola)
  • MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC10E122 - 9-BIT BUFFER (Motorola)
  • MC10E131 - 4-BIT D FLIP-FLOP (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC10EP31, MC100EP31 3.3 V / 5 V ECL D Flip‐Flop with Set and Reset Description The MC10/100EP31 is a D flip-flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available. Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when CLK is low and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK. The 100 Series contains temperature compensation. Features • 340 ps Typical Propagation Delay • Maximum Frequency = > 3 GHz Typical • PECL Mode Operating Range: VCC = 3.0 V to 5.
Published: |