MC10EP32 Datasheet PDF - ON Semiconductor Divider Specs

MC10EP32 - Divider

Datasheet Summary

Description

CLK inputs.

this device only.

For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage.

Features

350 ps Typical Propagation Delay.
Maximum Frequency > 4 GHz Typical (Figure 3).
PECL Mode Operating Range:.
VCC = 3.0 V to 5.5 V with VEE = 0 V.
NECL Mode Operating Range:.
VCC = 0.

Datasheet Details

Part number	MC10EP32
Manufacturer	ON Semiconductor
File Size	176.70 KB
Description	Divider
Datasheet	MC10EP32 Datasheet
Additional preview pages of the MC10EP32 datasheet.

📁 Similar Datasheet

MC10EP16 - Differential Receiver (Motorola)

MC10E016 - 8-Bit Synchronous Binary Up Counter (Motorola)

MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)

MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)

MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)

MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)

MC10E112 - QUAD DRIVER (Motorola)

MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)

MC10E122 - 9-BIT BUFFER (Motorola)

MC10E131 - 4-BIT D FLIP-FLOP (Motorola)

Full PDF Text Transcription

Click to expand full text

MC10EP32, MC100EP32 3.3 V / 5 V ECL B2 Divider Description The MC10/100EP32 is an integrated B2 divider with differential CLK inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01ĂmF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP32’s in a system. The 100 Series contains temperature compensation.

Published: Apr 26, 2005 |