HD74HC109

Dual J-K Flip-Flops

Renesas

* High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF)

* High Output Current: Fanout of 10 LSTTL Loads

* Wide Operating Voltage: VCC = 2 to 6 V

* Low Input Current: 1 µA max

* Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)

HD74HC109

228.74 KB

Dual j-k flip-flops.

📁 Related Datasheet

HD74HC10 Triple 3-input NAND Gates (Hitachi Semiconductor)

HD74HC10 Triple 3-input NAND Gates (Renesas)

HD74HC107 Dual J-K Flip-Flops (Hitachi Semiconductor)

HD74HC107 Dual J-K Flip-Flops (Renesas)

HD74HC108 Dual J-K Flip-Flops (Hitachi Semiconductor)

HD74HC108 Dual J-K Flip-Flops (Renesas)

HD74HC109 Dual J-K Flip-Flops (Hitachi Semiconductor)

HD74HC11 Triple 3-input AND Gates (Hitachi Semiconductor)

HD74HC11 Triple 3-input AND Gates (Renesas)

HD74HC112 Dual J-K Flip-Flops (Hitachi Semiconductor)

TAGS

HD74HC109 Dual J-K Flip-Flops Renesas

Image Gallery