Datasheet4U Logo Datasheet4U.com

HD74HC109 - Dual J-K Flip-Flops

Datasheet Summary

Description

Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Q outputs.

This device is edge sensitive to the clock input and changes state on the positive going transition of the clock pulse.

Features

  • High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC109P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC109FPEL SOP-16 pin (JEITA) PRSP0016DH-.

📥 Download Datasheet

Datasheet preview – HD74HC109

Datasheet Details

Part number HD74HC109
Manufacturer Renesas
File Size 228.74 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet HD74HC109 Datasheet
Additional preview pages of the HD74HC109 datasheet.

📁 Similar Datasheet

  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC11 - Triple 3-input AND Gates (Hitachi Semiconductor)
  • HD74HC112 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC113 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC114 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC123A - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74HC125 - Quad. Bus Buffer Gates (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC109 Dual J-K Flip-Flops (with Preset and Clear) REJ03D0561-0200 (Previous ADE-205-434) Rev.2.00 Oct 11, 2005 Description Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Q outputs. This device is edge sensitive to the clock input and changes state on the positive going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |