Datasheet4U Logo Datasheet4U.com

LH531024 - CMOS 1M (64K x 16) MROM

Datasheet Summary

Description

The LH531024 is a mask-programmable ROM organized as 65,536 × 16 bits.

It is fabricated using silicon-gate CMOS process technology.

Features

  • 65,536 words × 16 bit organization.
  • Access time: 100 ns (MAX. ).
  • Power consumption: Operating: 412.5 mW (MAX. ) Standby: 550 µW (MAX. ).
  • Static operation.
  • TTL compatible I/O.
  • Three-state outputs.
  • Single +5 V power supply.
  • JEDEC standard EPROM pinout (DIP).
  • Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP 44-pin, 650-mil QFJ (PLCC).

📥 Download Datasheet

Datasheet preview – LH531024

Datasheet Details

Part number LH531024
Manufacturer Sharp Electrionic Components
File Size 72.04 KB
Description CMOS 1M (64K x 16) MROM
Datasheet download datasheet LH531024 Datasheet
Additional preview pages of the LH531024 datasheet.
Other Datasheets by Sharp Electrionic Components

Full PDF Text Transcription

Click to expand full text
LH531024 FEATURES • 65,536 words × 16 bit organization • Access time: 100 ns (MAX.) • Power consumption: Operating: 412.5 mW (MAX.) Standby: 550 µW (MAX.) • Static operation • TTL compatible I/O • Three-state outputs • Single +5 V power supply • JEDEC standard EPROM pinout (DIP) • Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP 44-pin, 650-mil QFJ (PLCC) DESCRIPTION The LH531024 is a mask-programmable ROM organized as 65,536 × 16 bits. It is fabricated using silicon-gate CMOS process technology.
Published: |