74LS109A Datasheet (868.64 KB)
74LS109A
868.64 KB
Dual j-k positive-edge-triggered flip-flops.
www.ti.com PACKAGE OPTION ADDENDUM 4-Dec-2021 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan (1) Drawi.
📁 Related Datasheet
74LS109 Dual J-K Flip-Flop (Agere Systems)
74LS109A LOW POWER SCHOTTKY (ON Semiconductor)
74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)
74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)
74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)
74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
