Datasheet4U Logo Datasheet4U.com

CDCU877A - 1.8-V PHASE LOCK LOOP CLOCK DRIVER

This page provides the datasheet information for the CDCU877A, a member of the CDCU877 1.8-V PHASE LOCK LOOP CLOCK DRIVER family.

Datasheet Summary

Description

The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT).

Features

  • 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II).

📥 Download Datasheet

Datasheet preview – CDCU877A

Datasheet Details

Part number CDCU877A
Manufacturer Texas Instruments
File Size 1.19 MB
Description 1.8-V PHASE LOCK LOOP CLOCK DRIVER
Datasheet download datasheet CDCU877A Datasheet
Additional preview pages of the CDCU877A datasheet.

📁 Similar Datasheet

  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
  • CDC3207G-C3 - Automotive Controller (Micronas)
  • CDC3257G-C2 - Automotive Controller (Micronas)
  • CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
  • CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
Other Datasheets by Texas Instruments
  • CDCU877 - 1.8-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCU877B - 1.8-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCU2A877 - 1.8-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCUA877 - 1.8-V PHASE LOCK LOOP CLOCK DRIVER
  • CDCUN1208LP - 400-MHz Low Power 2:8 Fan-Out Buffer
  • CDC1104 - 1 to 4 Configurable Clock Buffer
  • CDC111 - 1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER
  • CDC203 - 3.3-V HEX INVERTER/CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
CDCU877, CDCU877A www.ti.com FEATURES • 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications • Spread Spectrum Clock Compatible • Operating Frequency: 10 MHz to 400 MHz • Low Current Consumption: <135 mA • Low Jitter (Cycle-Cycle): ±30 ps • Low Output Skew: 35 ps • Low Period Jitter: ±20 ps • Low Dynamic Phase Offset: ±15 ps 1.
Published: |