Datasheet4U Logo Datasheet4U.com

DS99R103 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer

📥 Download Datasheet Datasheet Preview Page 1

Description

DS99R103, DS99R104 www.ti.com SNLS241D * MARCH 2007 * REVISED APRIL 2013 DS99R103/DS99R104 3-40MHz DC-Balanced 24-Bit LVDS Serializ.
The DS99R103/DS99R104 Chipset translates a 24bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information.

📥 Download Datasheet

Preview of DS99R103 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* 1
* 2 3 MHz
* 40 MHz Clock Embedded and DCBalancing 24:1 and 1:24 Data Transmissions
* Capable to Drive Shielded Twisted-Pair Cable
* User Selectable Clock Edge for Parallel Data on both Transmitter and Receiver
* Internal DC Balancing Encode/Decode
* Sup

Applications

* LOCK Output Flag to Ensure Data Integrity at Receiver Side
* Balanced TSETUP/THOLD Between RCLK and RDATA on Receiver Side
* PTO (Progressive Turn-On) LVCMOS Outputs to Reduce EMI and Minimize SSO Effects
* All LVCMOS inputs and control pins have internal pulldown

DS99R103 Distributors

📁 Related Datasheet

DS99R124Q DS9034PC DS9034PCI DS9072 DS9075 DS9076

📌 All Tags

DS99R103 3-40MHz DC-Balanced 24-Bit LVDS Serializer Deserializer Texas Instruments
Texas Instruments DS99R103-like datasheet
DS99R101
DS99R102
DS99R104
DS99R105
DS99R106