Datasheet4U Logo Datasheet4U.com

74AUP1G175

Low-power D-type flip-flop

74AUP1G175 Features

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* CMOS low power dissipation

* Complies with JEDEC standards:

* JESD8-12 (0.8 V to 1.3 V)

* JESD8-11 (0.9 V to 1.65 V)

* JESD8-7 (1.2 V to 1.95 V)

* JESD8-5 (1.8 V to

74AUP1G175 General Description

The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q outpu.

74AUP1G175 Datasheet (291.31 KB)

Preview of 74AUP1G175 PDF

Datasheet Details

Part number:

74AUP1G175

Manufacturer:

nexperia ↗

File Size:

291.31 KB

Description:

Low-power d-type flip-flop.

📁 Related Datasheet

74AUP1G17 - Low-power Schmitt-trigger buffer (NXP)
.. 74AUP1G17 Low-power Schmitt-trigger buffer Rev. 01 — 26 July 2005 Product data sheet 1. General description The 74AUP1G17 is a h.

74AUP1G17 - SINGLE SCHMITT-TRIGGER BUFFER (Diodes)
74AUP1G17 SINGLE SCHMITT-TRIGGER BUFFER Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended batte.

74AUP1G17 - Low-power Schmitt trigger (nexperia)
74AUP1G17 Low-power Schmitt trigger Rev. 13 — 13 January 2022 Product data sheet 1. General description The 74AUP1G17 is a single buffer with Schmit.

74AUP1G175 - Low Power D-Type Flip-Flop (NXP)
.. 74AUP1G175 Low-power D-type flip-flop with reset; positive-edge trigger Rev. 01 — 15 November 2006 Product data sheet 1. General d.

74AUP1G175-Q100 - Low-power D-type flip-flop (nexperia)
74AUP1G175-Q100 Low-power D-type flip-flop with reset; positive-edge trigger Rev. 4 — 18 January 2022 Product data sheet 1. General description Th.

74AUP1G11 - Low-power 3-input AND gate (NXP)
.. 74AUP1G11 Low-power 3-input AND gate Rev. 01 — 4 September 2007 Product data sheet 1. General description The 74AUP1G11 provides.

74AUP1G11 - Low-power 3-input AND gate (nexperia)
74AUP1G11 Low-power 3-input AND gate Rev. 6 — 19 May 2021 Product data sheet 1. General description The 74AUP1G11 is a single 3-input AND gate. Schm.

74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 02 — 30 June 2006 .. Product data sheet 1. General description The 74AUP1G12.

TAGS

74AUP1G175 Low-power D-type flip-flop nexperia

Image Gallery

74AUP1G175 Datasheet Preview Page 2 74AUP1G175 Datasheet Preview Page 3

74AUP1G175 Distributor