Datasheet4U Logo Datasheet4U.com

74AUP1G175 Low-power D-type flip-flop

74AUP1G175 Description

74AUP1G175 Low-power D-type flip-flop with reset; positive-edge trigger Rev.7 * 18 January 2022 Product data sheet 1.General .
The 74AUP1G175 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), master reset (MR) inputs, and Q output.

74AUP1G175 Features

* Wide supply voltage range from 0.8 V to 3.6 V
* High noise immunity
* CMOS low power dissipation
* Complies with JEDEC standards:
* JESD8-12 (0.8 V to 1.3 V)
* JESD8-11 (0.9 V to 1.65 V)
* JESD8-7 (1.2 V to 1.95 V)
* JESD8-5 (1.8 V to

📥 Download Datasheet

Preview of 74AUP1G175 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74AUP1G17 - Low-power Schmitt-trigger buffer (NXP)
  • 74AUP1G11 - Low-power 3-input AND gate (NXP)
  • 74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
  • 74AUP1G126 - Low-Power buffer/line driver (NXP)
  • 74AUP1G14 - Low-power Schmitt-trigger inverter (NXP)
  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G02 - Low-power 2-input NOR gate (NXP)
  • 74AUP1G04 - Low-power inverter (NXP Semiconductors)

📌 All Tags

nexperia 74AUP1G175-like datasheet