* Wide supply voltage range from 0.8 V to 3.6 V
* CMOS low power dissipation
* High noise immunity
* Complies with JEDEC standards:
* JESD8-12 (0.8 V to 1.3 V)
* JESD8-11 (0.9 V to 1.65 V)
* JESD8-7 (1.2 V to 1.95 V)
* JESD8-5 (1.8 V to
74AUP1G18 Datasheet (275.37 KB)
74AUP1G18
275.37 KB
Low-power 1-of-2 demultiplexer.
74AUP1G18
Low-power 1-of-2 demultiplexer with 3-state deselected
output
Rev. 7
* 18 January 2022
Product data sheet
1. General descriptio.
📁 Related Datasheet
74AUP1G11 - Low-power 3-input AND gate
(NXP)
..
74AUP1G11
Low-power 3-input AND gate
Rev. 01 — 4 September 2007 Product data sheet
1. General description
The 74AUP1G11 provides.
74AUP1G11 - Low-power 3-input AND gate
(nexperia)
74AUP1G11
Low-power 3-input AND gate
Rev. 6 — 19 May 2021
Product data sheet
1. General description
The 74AUP1G11 is a single 3-input AND gate. Schm.
74AUP1G125 - Low-power buffer/line driver
(NXP Semiconductors)
74AUP1G125
Low-power buffer/line driver; 3-state
Rev. 02 — 30 June 2006
..
Product data sheet
1. General description
The 74AUP1G12.
74AUP1G125 - SINGLE BUFFER GATE
(Diodes)
74AUP1G125
SINGLE BUFFER GATE WITH 3-STATE OUTPUT
Description
The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.
74AUP1G125 - Low-power buffer/line driver
(nexperia)
74AUP1G125
Low-power buffer/line driver; 3-state
Rev. 9 — 14 January 2022
Product data sheet
1. General description
The 74AUP1G125 is a single buffe.
74AUP1G125-Q100 - Low-power buffer/line driver
(nexperia)
74AUP1G125-Q100
Low-power buffer/line driver; 3-state
Rev. 4 — 14 January 2022
Product data sheet
1. General description
The 74AUP1G125-Q100 is a si.
74AUP1G126 - Low-Power buffer/line driver
(NXP)
74AUP1G126
Low-power buffer/line driver; 3-state
Rev. 9 — 14 January 2022
Product data sheet
1. General description
The 74AUP1G126 provides a single.
74AUP1G126 - SINGLE BUFFER GATE
(Diodes)
74AUP1G126
SINGLE BUFFER GATE WITH 3-STATE OUTPUT
Description
The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.
