Datasheet4U Logo Datasheet4U.com

MPC993 - Dynamic Switch PLL Clock Driver

Datasheet Summary

Description

Pin Name CLK0, CLK0 CLK1, CLK1 Ext_FB, Ext_FB Qa0:1, Qa0:1 Qb0:2, Qb0:2 Inp0bad Inp1bad Clk_Selected Alarm_Reset Sel_Clk Manual_Override PLL_En MR VCCA VCC GNDA GND I/O LVPECL Input LVPECL Input LVPECL Input LVPECL Output LVPECL Output LVCMOS Output LVCMOS Output LVCMOS Output LVCMOS Input LVCMOS I

Features

  • ill need to be added to the part to part skew of.

📥 Download Datasheet

Datasheet preview – MPC993

Datasheet Details

Part number MPC993
Manufacturer Motorola
File Size 97.41 KB
Description Dynamic Switch PLL Clock Driver
Datasheet download datasheet MPC993 Datasheet
Additional preview pages of the MPC993 datasheet.

📁 Similar Datasheet

  • MPC9109 - Low Voltage 1:18 Clock Distribution Chip (Integrated Device Technology)
  • MPC9230 - 800MHz Low Voltage PECL Clock Synthesizer (IDT)
  • MPC9239 - 900 MHz Low Voltage LVPECL Clock Synthesizer (Freescale Semiconductor)
  • MPC92432 - 1360 MHz Dual Output LVPECL Clock Synthesizer (IDT)
  • MPC92433 - 1428 MHz Dual Output LVPECL Clock Synthesizer (Freescale Semiconductor)
  • MPC92439 - LVPECL Clock Syntheesizer (IDT)
  • MPC92439EI - LVPECL Clock Syntheesizer (IDT)
  • MPC92439FA - LVPECL Clock Syntheesizer (IDT)
  • MPC92439KLF - LVPECL Clock Syntheesizer (IDT)
  • MPC92469 - 400 MHz Low Voltage PECL Clock Synthesizer w/Spread Spectrum (IDT)
Other Datasheets by Motorola
  • MPC990 - (MPC990 / MPC991) LOW VOLTAGE PLL CLOCK DRIVER
  • MPC992 - LOW VOLTAGE PLL CLOCK DRIVER
  • MPC9990 - Low Voltage PLL Clock Driver
  • MPC9992 - 3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR
  • MPC99J93 - Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver
  • MPC9100 - DUAL PLL CLOCK GENERATOR
  • MPC9108 - MULTIPLE OUTPUT CLOCK SYNTHESIZER
  • MPC9109 - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Dynamic Switch PLL Clock Driver The MPC993 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 2x, phase aligned clock outputs. External PLL feedback is used to also provide zero delay buffer performance. MPC993 • • • • • • • Fully Integrated PLL Intelligent Dynamic Clock Switch LVPECL Clock Outputs LVCMOS Control/Statis I/O 3.
Published: |