ICS9DB102 Datasheet PDF - Renesas Two Output Differential Buffer Specs

ICS9DB102 - Two Output Differential Buffer

Datasheet Summary

Description

The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements.

The ICS9DB102 is driven by a differential SRC output pair from an ICS CK410/CK505-compliant main clock.

Features

2 - 0.7V current mode differential output pairs (HCSL) Features/Benefits.
CLKREQ# pin for outputs 1 and 4/output enable for Express Card.

Datasheet Details

Part number	ICS9DB102
Manufacturer	Renesas
File Size	262.60 KB
Description	Two Output Differential Buffer
Datasheet	ICS9DB102 Datasheet
Additional preview pages of the ICS9DB102 datasheet.

📁 Similar Datasheet

ICS9DB102 - Two Output Differential Buffer (IDT)

ICS9DB102 - 2 Output PCI Express Buffer (Integrated Circuit Systems)

ICS9DB104 - Four Output Differential Buffer (Integrated Circuit Systems)

ICS9DB106 - 6 Output PCI Express Buffer (Integrated Circuit Systems)

ICS9DB108 - Eight Output Differential Buffer (Integrated Circuit Systems)

ICS9DB202 - Two 0.7V current mode differential HCSL output pairs (Integrated Circuit Systems)

ICS9DB306 - PCI Express / Jitter Attenuator (Integrated Circuit Systems)

ICS9DB401 - Four Output Differential Buffer (Integrated Circuit Systems)

ICS9DB403D - Four Output Differential Buffer (IDT)

ICS9DBL411 - Four Output Differential Fanout Buffer (IDT)

Full PDF Text Transcription

Click to expand full text

Two Output Differential Buffer for PCIe Gen1 & Gen2 DATASHEET ICS9DB102 Description The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC output pair from an ICS CK410/CK505-compliant main clock. It attenuates jitter on the input clock and has a selectable PLL Band Width to maximize performance in systems with or without Spread-Spectrum clocking. Output Features • 2 - 0.

Published: Jan 21, 2020 |