CY29948 - 1:12 Clock Distribution Buffer

Description

The CY29948 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock.

The two clock sources can be used to provide for a test clock as well as the primary system clock.

Cypress Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	CY29948
Manufacturer	Cypress Semiconductor
File Size	386.55 KB
Description	1:12 Clock Distribution Buffer
Datasheet	CY29948 Datasheet
Additional preview pages of the CY29948 datasheet.

📁 Similar Datasheet

CY29940 - 1:18 Clock Distribution Buffer (Cypress)
CY29FCT520T - Multilevel Pipeline Register With 3-State Outputs (Rev. C) (ETCTI)
CY29FCT52T - 8-Bit Registered Transceiver (Rev. A) (ETCTI)
CY29FCT818T - Diagnostic Scan Register With 3-State Outputs (Rev. B) (ETCTI)
CY20AAJ-8F - Nch IGBT for STROBE FLASHER (Powerex Power Semiconductors)
CY20AAJ-8H - N Channel IGBT (Renesas)
CY20APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
CY20APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)
CY20AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)
CY20ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

Other Datasheets by Cypress Semiconductor

CY29942 - 1:18 Clock Distribution Buffer
CY29943 - 1:18 Clock Distribution Buffer
CY29946 - 1:10 Clock Distribution Buffer
CY29947 - 1:9 Clock Distribution Buffer
CY29949 - 1:15 Clock Distribution Buffer
CY29972 - 125-MHz Multi-Output Zero Delay Buffer
CY29973 - 3.3V 125-MHz Multi-Output Zero Delay Buffer
CY29976 - Multi-Output Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text

CY29948 2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer 2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Description The CY29948 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The 12 outputs are LVCMOS or LVTTL compatible and can drive 50  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:24. The outputs can also be three-stated via the three-state input TS#.

Published: Aug 8, 2011 |