Datasheet4U Logo Datasheet4U.com

CY7C1522JV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture

Description

The CY7C1522JV18, CY7C1529JV18, CY7C1523JV18, and CY7C1524JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with Double Data Rate Separate I/O (DDR-II SIO) architecture.

The DDR-II SIO consists of two separate ports: the read port and the write port to access the memory array.

Features

  • Functional.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C1520AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1518AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1522AV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1522KV18 - 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
  • CY7C1522V18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
  • CY7C1520KV18 - 72-Mbit DDR-II SRAM Two-Word Burst Architecture
  • CY7C1520V18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1521KV18 - 72-Mbit DDR II SRAM Four-Word Burst Architecture
  • CY7C1521V18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1523AV18 - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY7C1522JV18, CY7C1529JV18, CY7C1523JV18, and CY7C1524JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with Double Data Rate Separate I/O (DDR-II SIO) architecture. The DDR-II SIO consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. The DDR-II SIO has separate data inputs and data outputs to eliminate the need to ‘turnaround’ the data bus required with common I/O devices. Access to each port is accomplished through a common address bus.
Published: |