Datasheet4U Logo Datasheet4U.com

ICS548A-03 - LOW SKEW CLOCK INVERTER AND DIVIDER

Datasheet Summary

Description

The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.

Features

  • Packaged in 16-pin SOIC (150 mil) Input clock up to 160 MHz in the non-PLL mode Provides clock outputs of CLK, CLK, and CLK/2 Low skew (500 ps) on CLK, CLK, and CLK/2 All outputs can be tri-stated Entire chip can be powered down by changing one or two select pins.
  • 3.3 V operating range.
  • Available in commercial and industrial temperature ranges.
  • RoHS 5 (green) or RoHS 6 (green and lead free) compliant package.

📥 Download Datasheet

Datasheet preview – ICS548A-03

Datasheet Details

Part number ICS548A-03
Manufacturer Integrated Device Technology
File Size 222.82 KB
Description LOW SKEW CLOCK INVERTER AND DIVIDER
Datasheet download datasheet ICS548A-03 Datasheet
Additional preview pages of the ICS548A-03 datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com DATASHEET LOW SKEW CLOCK INVERTER AND DIVIDER Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two. Using our patented Phase-Locked Loop (PLL) techniques, the device operates from a frequency range of 10 MHz to 120 MHz in the PLL mode, and up to 160 MHz in the non-PLL mode. In applications that need to maintain low phase noise in the clock tree, the non-PLL (when S3=S2=1) modes should be used. This chip is not a zero delay buffer. Many applications may be able to use the ICS527 for zero delay dividers.
Published: |