uPD46184184B
Description
The μPD46184184B is a 1,048,576-word by 18-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.
Key Features
- 1.8 ± 0.1 V power supply
- 165-pin PLASTIC BGA (13 x
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Two-tick burst for low DDR transaction size
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed
