TP2522 fets equivalent, p-channel enhancement-mode vertical dmos fets.
*
*Low threshold (-2.4V max.)
*
*High input impedance
*
*Low input capacitance (125pF max.)
*
*Fast switching speeds
*
*Low on-resistan.
*
* Logic level interfaces - ideal for TTL and CMOS
*
* Solid state relays
*
* Battery operated sys.
This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transis.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 349.35KB)