ZL30105 Datasheet - Zarlink Semiconductor

T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer

ZL30105 Features

* Synchronizes to clock-and-sync-pair to maintain minimal phase skew between the master-clock and the redundant slave-clock

* Supports ITU-T G.813 option 1, G.823 for 2048 kbit/s and G.824 for 1544 kbit/s interfaces

* Supports Telcordia GR-1244-CORE Stratum 3/4/4E

* S

ZL30105 General Description

The ZL30105 SDH/PDH System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for SDH and T1/E1 transmission equipment. It provides advanced support for systems deploying redundant clocks. The ZL30105 generates SBI, ST-BUS and other TDM clock and fram.

ZL30105 Datasheet (613.67 KB)

ZL30105 Datasheet Preview — Preview of ZL30105 PDF

Datasheet Details

Part number:

ZL30105

Manufacturer:

Zarlink Semiconductor

File Size:

613.67 KB

Description:

T1/e1/sdh stratum 3 redundant system clock synchronizer.

📁 Related Datasheet

ZL30100 T1/E1 System Synchronizer (Zarlink Semiconductor Inc)

ZL30101 T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)

ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)

ZL30106 SONET/SDH/PDH Network Interface DPLL (Zarlink)

ZL30107 GbE Line Card Synchronizer (Zarlink Semiconductor)

ZL30108 SONET/SDH Network Interface DPLL (Zarlink Semiconductor)

ZL30109 DS1/E1 System Synchronizer (Zarlink Semiconductor)

ZL30110 Telecom Rate Conversion DPLL (Zarlink Semiconductor)

ZL30111 POTS Line Card PLL (Zarlink Semiconductor)

ZL30112 SLIC/CODEC DPLL (Zarlink Semiconductor)

TAGS

ZL30105 SDH Stratum Redundant System Clock Synchronizer Zarlink Semiconductor

Image Gallery

ZL30105 Features

ZL30105 General Description

Datasheet Details

File Size:

Description:

ZL30105 Distributor