Datasheet4U Logo Datasheet4U.com

ZL30101 - T1/E1 Stratum 3 System Synchronizer

Description

The ZL30101 Stratum 3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for multi-trunk T1 and E1 transmission equipment.

Features

  • April 2010.
  • Supports Telcordia GR-1244-CORE Stratum 3.
  • Supports G.823 and G.824 for 2048 kbit/s and 1544 kbit/s interfaces.
  • Supports ANSI T1.403 and ETSI ETS 300 011 for ISDN primary rate interfaces.
  • Simple hardware control interface.
  • Accepts two input references and synchronizes to any combination of 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz or 16.384 MHz inputs.
  • Provides a range of clock outputs: 1.544 MHz, 2.048 MHz, 16.384 MHz and either 4.

📥 Download Datasheet

Datasheet Details

Part number ZL30101
Manufacturer Zarlink Semiconductor Inc
File Size 421.69 KB
Description T1/E1 Stratum 3 System Synchronizer
Datasheet download datasheet ZL30101 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ZL30101 T1/E1 Stratum 3 System Synchronizer Data Sheet Features April 2010 • Supports Telcordia GR-1244-CORE Stratum 3 • Supports G.823 and G.824 for 2048 kbit/s and 1544 kbit/s interfaces • Supports ANSI T1.403 and ETSI ETS 300 011 for ISDN primary rate interfaces • Simple hardware control interface • Accepts two input references and synchronizes to any combination of 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz or 16.384 MHz inputs • Provides a range of clock outputs: 1.544 MHz, 2.048 MHz, 16.384 MHz and either 4.096 MHz & 8.192 MHz or 32.768 MHz & 65.
Published: |