* - VDD=VDDQ=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock input (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each pos
A3S56D30GTP Datasheet (1.55 MB)
A3S56D30GTP
Zentel
1.55 MB
256m double data rate synchronous dram.
A3S56D30GTP A3S56D40GTP 256M Double Data Rate Synchronous DRAM 256Mb DDR SDRAM Specification A3S56D30GTP A3S56D40GTP Zentel Electronics Corp. Revisi.
📁 Related Datasheet
A3S56D30ETP (A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM (Zentel)
A3S56D30FTP 256M Double Data Rate Synchronous DRAM (Zentel)
A3S56D40ETP (A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM (Zentel)
A3S56D40FTP 256M Double Data Rate Synchronous DRAM (Zentel)
A3S56D40GTP 256M Double Data Rate Synchronous DRAM (Zentel)
A3S12D30ETP 512Mb DDR SDRAM (Powerchip)
A3S12D40ETP 512Mb DDR SDRAM (Powerchip)
A3S28D30FTP 128M Double Data Rate Synchronous DRAM (Zentel)
A3S28D40FTP 128M Double Data Rate Synchronous DRAM (Zentel)
A3S28D40JTP 128M Double Data Rate Synchronous DRAM (Zentel)
