Datasheet4U Logo Datasheet4U.com

AS4LC4M4883C

EDO PAGE MODE

AS4LC4M4883C Features

* Industry-standard x4 pinout, timing, functions and packages

* High-performance CMOS silicon-gate process

* Single +3.3V ± 0.3V power supply

* Low power, 1mW standby; 150mW active, typical

* All inputs, outputs and clocks are TTL-compatible

* Refresh

AS4LC4M4883C General Description

The AS4LC4M4 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x4 configuration. The AS4LC4M4 ?R?A/S is used to latch the first 11 bits and ?C?A/S the latter 11 bits. READ and WRITE cycles are selected with the ? W / E input. A logic HIGH on ?W/E dictates READ mode .

AS4LC4M4883C Datasheet (213.74 KB)

Preview of AS4LC4M4883C PDF

Datasheet Details

Part number:

AS4LC4M4883C

Manufacturer:

ASI

File Size:

213.74 KB

Description:

Edo page mode.
www.DataSheet4U.com AUSTIN SEMICONDUCTOR, INC. AS4LC4M4 883C 4 MEG x 4 DRAM DRAM AVAILABLE IN MILITARY SPECIFICATIONS

* MIL-STD-883

📁 Related Datasheet

AS4LC4M4F1 4M x 4 CMOS DRAM (Alliance Semiconductor)

AS4LC4M16 4 MEG x 16 DRAM (Austin Semiconductor)

AS4LC4M16S0 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM (ETC)

AS4LC1M16E5 3V 1M x 16 CMOS DRAM (Alliance Semiconductor)

AS4LC1M16S0 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM (Alliance Semiconductor)

AS4LC1M16S1 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM (Alliance Semiconductor)

AS4LC256K16E0 3.3V 256K X 16 CMOS DRAM (EDO) (Alliance Semiconductor)

AS4LC2M8S0 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM (Alliance Semiconductor)

AS4LC2M8S1 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM (Alliance Semiconductor)

AS4LC8M8S0 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM (ETC)

TAGS

AS4LC4M4883C EDO PAGE MODE ASI

Image Gallery

AS4LC4M4883C Datasheet Preview Page 2 AS4LC4M4883C Datasheet Preview Page 3

AS4LC4M4883C Distributor