CY7C1170KV18 Datasheet, Architecture, Cypress Semiconductor

CY7C1170KV18 Features

Architecture
18-Mbit density (1M × 18, 512K × 36)
550-MHz clock for high bandwidth
Two-word burst for reducing address bus frequency
Double data rate (DDR) in

PDF File Details

Part number:

CY7C1170KV18

Manufacturer:

Cypress Semiconductor

File Size:

605.44kb

Download:

📄 Datasheet

Description:

18-mbit ddr ii+ sram two-word burst architecture.

📥 Download PDF (605.44kb)

TAGS

Cypress Semiconductor

📁 Related Datasheet

CY7C1170V18 - (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ ■ ■ ■ ■ ■ Functio.

CY7C11761KV18 - 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
18-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 18-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) CY7C.

CY7C1176KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1161KV18, CY7C1176KV18 CY7C1163KV18, CY7C1165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Configu.

CY7C1176V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1161V18 CY7C1176V18 CY7C1163V18 CY7C1165V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Functional Descr.

CY7C1177V18 - (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ ■ ■ ■ ■ ■ Functio.

CY7C1141V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

CY7C1143KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
 CY7C1143KV18/CY7C1145KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) 18-Mbit QDR® II+ SRAM Four-Word Burst Archite.

CY7C1143V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

CY7C1145KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
 CY7C1143KV18/CY7C1145KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) 18-Mbit QDR® II+ SRAM Four-Word Burst Archite.

CY7C1145V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.