CY7C1313AV18 Datasheet, Architecture, Cypress Semiconductor

CY7C1313AV18 Features

• Architecture
• Separate Independent Read and Write Data Ports
    – Supports concurrent transactions
• 250-MHz Clock for High Bandwidth
• 4-Word Burst for reducin

PDF File Details

Part number:

CY7C1313AV18

Manufacturer:

Cypress Semiconductor

File Size:

356.67kb

Download:

📄 Datasheet

Description:

(cy7c131xav18) 18-mb qdrtm-ii sram 4-word burst architecture. The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architectu

TAGS

CY7C1313AV18

Cypress Semiconductor

📁 Related Datasheet

CY7C1313BV18 - (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features • Separate Independent Read and Write dat.

CY7C1313CV18 - (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Configurations CY7C1311CV18 – 2M x 8.

CY7C1313JV18 - (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
18-Mbit QDR II SRAM 4-Word Burst Architecture Features ■ CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 ® Configurations CY7C1311JV18 – 2M x 8 .

CY7C1313KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)
 CY7C1311KV18/CY7C1911KV18 CY7C1313KV18/CY7C1315KV18 18-Mbit QDR® II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architec.

CY7C131 - 1K x 8 Dual-Port Static RAM (Cypress Semiconductor)
CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 1K x 8 Dual-Port Static RAM Features ■ True dual-ported memory cells, which allow simultaneous r.

CY7C1310BV18 - 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)
CY7C1310BV18, CY7C1910BV18 CY7C1312BV18, CY7C1314BV18 18-Mbit QDR™-II SRAM 2-Word Burst Architecture Features ■ Separate independent read and write .

CY7C1311AV18 - (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
PRELIMINARY CY7C1311AV18 CY7C1313AV18 CY7C1315AV18 18-Mb QDR™-II SRAM 4-Word Burst Architecture Features • Separate Independent Read and Write Data .

CY7C1311BV18 - (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features • Separate Independent Read and Write dat.

CY7C1311CV18 - (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Configurations CY7C1311CV18 – 2M x 8.

CY7C1311JV18 - (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
18-Mbit QDR II SRAM 4-Word Burst Architecture Features ■ CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 ® Configurations CY7C1311JV18 – 2M x 8 .