CY7C1313AV18, CY7C1311AV18 - (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

Cypress Semiconductor

Datasheet Details

Part number	CY7C1313AV18, CY7C1311AV18
Manufacturer	Cypress Semiconductor
File Size	356.67 KB
Description	(CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
Datasheet	CY7C1311AV18_CypressSemiconductor.pdf
Note	This datasheet PDF includes multiple part numbers: CY7C1313AV18, CY7C1311AV18. Please refer to the document for exact specifications by model.

The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture.

Separate Independent Read and Write Data Ports.
Supports concurrent transactions.
250-MHz Clock for High Bandwidth.
4-Word Burst for reducing address bus frequency.
Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 500 MHz) at 250 MHz.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Two output clocks (C and C) accounts for clock skew and flight time mismatchi.

📁 CY7C1313AV18 Similar Datasheet

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Dec 9, 2010 |