Datasheet4U Logo Datasheet4U.com

CY7C1357A Datasheet - Cypress Semiconductor

(CY7C1355A / CY7C1357A) 256K x 36/512K x 18 Synchronous Flow-Thru SRAM

CY7C1357A Features

* Zero Bus Latency, no dead cycles between write and read cycles

* Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns

* Fast clock speed: 133, 117, and 100 MHz

* Fast OE access time: 6.5, 7.0, and 7.5ns

* Internally synchronized registered outputs eliminate the nee

CY7C1357A General Description

The CY7C1355A and CY7C1357A SRAMs are designed to eliminate dead cycles when transitions from READ to WRITE or vice versa. These SRAMs are optimized for 100 percent bus utilization and achieves Zero Bus Latency (ZBL). They integrate 262,144 × 36 and 524,288 × 18 SRAM cells, respectively, with advanc.

CY7C1357A Datasheet (776.64 KB)

Preview of CY7C1357A PDF

Datasheet Details

Part number:

CY7C1357A

Manufacturer:

Cypress Semiconductor

File Size:

776.64 KB

Description:

(cy7c1355a / cy7c1357a) 256k x 36/512k x 18 synchronous flow-thru sram.

📁 Related Datasheet

CY7C1357B (CY7C1355B / CY7C1357B) 9-Mb (256K x 36/512K x 18) Flow-Through SRAM (Cypress Semiconductor)

CY7C1357C (CY7C1355C / CY7C1357C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM (Cypress Semiconductor)

CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM (Cypress Semiconductor)

CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM (Cypress Semiconductor)

CY7C1351 128Kx36 Flow-Through SRAM (Cypress Semiconductor)

CY7C1351F 4-Mb (128K x 36) Flow-through SRAM (Cypress Semiconductor)

CY7C1351G 4-Mbit (128K x 36) Flow-Through SRAM (Cypress Semiconductor)

CY7C1352 256K x18 Pipelined SRAM (Cypress Semiconductor)

CY7C1352F 4-Mbit (256K x 18) Pipelined SRAM (Cypress Semiconductor)

CY7C1352G 4-Mbit (256K x 18) Pipelined SRAM (Cypress Semiconductor)

TAGS

CY7C1357A CY7C1355A CY7C1357A 256K 512K Synchronous Flow-Thru SRAM Cypress Semiconductor

Image Gallery

CY7C1357A Datasheet Preview Page 2 CY7C1357A Datasheet Preview Page 3

CY7C1357A Distributor