Part number:
CY7C1424AV18
Manufacturer:
Cypress Semiconductor
File Size:
502.12 KB
Description:
36-mbit ddr-ii sio sram 2-word burst architecture.
CY7C1424AV18 Datasheet (502.12 KB)
* 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36)
* 300-MHz clock for high bandwidth
* 2-Word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces (data transferred at 600 MHz) @ 300 MHz
* Two input clocks (K and K) for precise DDR t
CY7C1424AV18 Datasheet (502.12 KB)
CY7C1424AV18
Cypress Semiconductor
502.12 KB
36-mbit ddr-ii sio sram 2-word burst architecture.
📁 Related Datasheet
CY7C1424BV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1424JV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1424KV18 36-Mbit DDR II SIO SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C142 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)
CY7C1420AV18 (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1420BV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1420KV18 36-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C1421AV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)
CY7C1422AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)
TAGS
Image Gallery
